haiwan
/
sledge
0
0
Fork 1
Code Issues Pull Requests Packages Projects Releases Wiki Activity

reduce array size for x86_64 as we only save sp & ip

Browse Source
main
Phani 5 years ago
parent 7706c24126
commit b9ff4d5b92
1 changed files with 15 additions and 36 deletions
Show Stats Download Patch File Download Diff File

51
runtime/include/arch/x86_64/context.h
Unescape View File

@ -5,30 +5,9 @@
#include <ucontext.h> #include <ucontext.h>
#include <unistd.h> #include <unistd.h>
#define ARCH_NREGS (16 /* GP registers */ + 1 /* for IP */) #define ARCH_NREGS 2 // for SP & IP only
#define ARCH_SIG_JMP_OFF 8 #define ARCH_SIG_JMP_OFF 8
/*
* Register strict ordering>
* rax = (regs + 0) = 0(%%reg)
* rbx = (regs + 1) = 8(%%reg)
* rcx = (regs + 2) = 16(%%reg)
* rdx = (regs + 3) = 24(%%reg)
* rbp = (regs + 4) = 32(%%reg)
* rsp = (regs + 5) = 40(%%reg)
* rsi = (regs + 6) = 48(%%reg)
* rdi = (regs + 7) = 56(%%reg)
* r8 = (regs + 8) = 64(%%reg)
* r9 = (regs + 9) = 72(%%reg)
* r10 = (regs + 10) = 80(%%reg)
* r11 = (regs + 11) = 88(%%reg)
* r12 = (regs + 12) = 96(%%reg)
* r13 = (regs + 13) = 104(%%reg)
* r14 = (regs + 14) = 112(%%reg)
* r15 = (regs + 15) = 120(%%reg)
* rip = (regs + 16) = 128(%%reg)
*/
typedef uint64_t reg_t; typedef uint64_t reg_t;
/* /*
@ -69,8 +48,8 @@ static void __attribute__((noinline)) arch_context_init(arch_context_t *actx, re
: "memory", "cc", "rbx"); : "memory", "cc", "rbx");
} }
*(actx->regs + 5) = sp; *(actx->regs) = sp;
*(actx->regs + 16) = ip; *(actx->regs + 1) = ip;
} }
static int static int
@ -78,12 +57,12 @@ arch_mcontext_restore(mcontext_t *mc, arch_context_t *ctx)
{ {
assert(ctx != &worker_thread_base_context); assert(ctx != &worker_thread_base_context);
// if ctx->regs[5] is set, this was last in a user-level context switch state! // if ctx->regs[0] is set, this was last in a user-level context switch state!
// else restore mcontext.. // else restore mcontext..
if (ctx->regs[5]) { if (ctx->regs[0]) {
mc->gregs[REG_RSP] = ctx->regs[5]; mc->gregs[REG_RSP] = ctx->regs[0];
mc->gregs[REG_RIP] = ctx->regs[16] + ARCH_SIG_JMP_OFF; mc->gregs[REG_RIP] = ctx->regs[1] + ARCH_SIG_JMP_OFF;
ctx->regs[5] = 0; ctx->regs[0] = 0;
return 1; return 1;
} else { } else {
@ -99,7 +78,7 @@ arch_mcontext_save(arch_context_t *ctx, mcontext_t *mc)
{ {
assert(ctx != &worker_thread_base_context); assert(ctx != &worker_thread_base_context);
ctx->regs[5] = 0; ctx->regs[0] = 0;
memcpy(&ctx->mctx, mc, sizeof(mcontext_t)); memcpy(&ctx->mctx, mc, sizeof(mcontext_t));
} }
@ -127,17 +106,17 @@ arch_context_switch(arch_context_t *ca, arch_context_t *na)
asm volatile("pushq %%rbp\n\t" asm volatile("pushq %%rbp\n\t"
"movq %%rsp, %%rbp\n\t" "movq %%rsp, %%rbp\n\t"
"movq $2f, 128(%%rax)\n\t" "movq $2f, 8(%%rax)\n\t"
"movq %%rsp, 40(%%rax)\n\t" "movq %%rsp, (%%rax)\n\t"
"cmpq $0, 40(%%rbx)\n\t" "cmpq $0, (%%rbx)\n\t"
"je 1f\n\t" "je 1f\n\t"
"movq 40(%%rbx), %%rsp\n\t" "movq (%%rbx), %%rsp\n\t"
"jmpq *128(%%rbx)\n\t" "jmpq *8(%%rbx)\n\t"
"1:\n\t" "1:\n\t"
"call worker_thread_sandbox_switch_preempt\n\t" "call worker_thread_sandbox_switch_preempt\n\t"
".align 8\n\t" ".align 8\n\t"
"2:\n\t" "2:\n\t"
"movq $0, 40(%%rbx)\n\t" "movq $0, (%%rbx)\n\t"
".align 8\n\t" ".align 8\n\t"
"3:\n\t" "3:\n\t"
"popq %%rbp\n\t" "popq %%rbp\n\t"

Write Preview
Loading…
Cancel
Save